V, and includes a power supply for generating an inter nal operating voltage, designated Vco, an on-chip power supply circuit provides Vcc as a piecewise linear function of Vox. In a first segment of such a function, Vcoe approximates V for efficient low voltage operations. In a second segment, used for normal operations of the inte grated circuit, V rises gradually with V so that test results at the edges of the segment can be guaranteed with a margin for measurement tolerance, process variation, and derating. In a third segment, Vc follows below Vox at a predetermined constant offset. Transitions between seg ments are smooth due to nonlinear devices used in the power supply circuitry. When used in a dynamic random access memory integrated circuit, operation in the first segment provides data retention at low power consumption. Opera tion in the second segment supports speed grading indi vidual devices with a margin for properly stating memory performance specifications. Operation in the third segment supports screening at elevated temperatures for identifying weak and defective memory devices. This invention relates to circuits for providing regulated power and to power supply circuits in integrated circuits.
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BACKGROUND
As one example of an integrated circuit (IC) having a power supply circuit, consider a dynamic random access memory (DRAM) formed as an integrated circuit. Such an IC conventionally accepts an externally applied power sig nal (Voc) on one of its contacts. To operate, Vcox is applied with a voltage in a range including 5 volts measured relative to a ground contact. For retaining data stored in the memory while it operates, Vc is supplied from a battery in a range including 3.3 volts. The reliability of such a DRAM design is commercially important. Therefore, indi vidual DRAMICs are tested at elevated temperatures and at elevated values of V, such as a voltage about 8 volts, to identify devices that do not conform to design specifications. These tests are called burn-in tests. Design specifications, some of which are measured during burn-in tests, are published and guaranteed by the manufacturers of DRAMs.
The circuits that make up the conventional 3.3 volt DRAM include a power supply circuit that receives V and provides an optimal value for an internal voltage V. The value of V cannot be obtained by measurement after the DRAM has been encapsulated. Process variation from lot to lot and from device to device in an extreme case can produce a percentage of DRAMs each having a power supply circuit wherein the transition points for the piecewise linear function of V as a function of V vary widely from design values. This variation limits the effectiveness of DRAM testing, especially burn-in screening for the removal of weak parts from inventory to be sold.
In addition to the lack of burn-in screening effectiveness, testing for purposes of guaranteeing operating specifications is also made difficult by conventional DRAM power supply circuitry. The conventional power supply circuit provides a regulated value for V over a wide range of values of V*. Since many operating specifications are affected by Vce, the fact that Vcc is not measurable in an encapsu lated DRAM makes selection of a guaranteed specification a difficult empirical exercise. To avoid a large number of devices found to not conform to the guaranteed specification after delivery, manufacturers pad the specification to allow for process variation, testing tolerances, and temperature variation, to name a few significant variables. If on the other hand, the padded specification is too conservative, many superior devices will be sold as if they were lower grade devices and the premium price for superior devices cannot be collected.
These problems are not unique to DRAM manufacturing. Identical problems assail the manufacture of any integrated circuit type, including logic circuits, microcontrollers, microprocessors, memory devices, analog and digital con verters, analog circuits, amplifiers, receivers, modulators, video circuits, and digital signal processors, to name a few representative types. In view of the problems described above and related problems that consequently become apparent to those skilled in the applicable arts, the need remains in the manufacture of integrated circuits for an improved power supply circuit.
SUMMARY
Accordingly, an integrated circuit in one embodiment of the present invention includes a power supply circuit having a voltage source responsive to an externally applied power signal, a circuit for performing a function of the integrated circuit, and means for coupling the voltage source to the circuit so that the circuit receives an output signal of the voltage source. Operation of the voltage source is charac terized by a first threshold and a second threshold.
According to a first aspect of such an integrated circuit, when the absolute value of the voltage of the power signal is below the first threshold, the output voltage is proportional to the voltage of the power signal according to a first mathematical relation. In one embodiment, the externally applied power signal is V, the output of the voltage source is V, and the mathematical relation is a constant of proportionality. Hence, V rises linearly with V for a range of values of V and in one DRAM embodiment is approximately equal to V for preserving data stored in memory.
According to another aspect, when the absolute value of the voltage of the power signal is between the first and second thresholds, the output voltage is proportional to the voltage of the power signal according to a second math ematical relation. In one embodiment, the externally applied power signal is V, the output of the voltage source is V, and the mathematical relation is a second constant of proportionality. Hence, V rises linearly with V for a range of values of V. In one DRAM embodiment V increases slightly with V, but the variation is sufficient for improved operational testing, especially when measuring graded parameters for sorting devices according to perfor mance criteria such as access time. Tests with Vx slightly outside the specified range of values for V provide test results useful for guaranteeing performance within the speci fied range because the value of the internal V voltage corresponding to the value of V is predictably at a value that pads the test results.
According to another aspect, the means for coupling the voltage source to the circuit controls power to the circuit responsive to the output signal and to the power signal. In one embodiment, when the absolute value of the voltage of the power signal is below the second threshold, the means for coupling controls power according to the output voltage. When the absolute value of the voltage of the power signal is above the second threshold, the means for coupling controls power according to the voltage of the power signal, for example by limiting the input voltage to the circuit to the voltage of the power signal. By limiting, voltage supplied to the circuit is predictably an offset from the voltage of the power signal. In one embodiment, burn-in testing is facili tated because elevated values of internal voltages are reli ably obtained with an external power signal having a mini mal elevated voltage.
According to an aspect of another embodiment of the present invention, the means for coupling includes a transconductance amplifier so that power to the circuit is provided from a controlled source.
These and other embodiments, aspects, advantages, and features of the present invention will be set forth in part in 5, 552, 739 3 the description which follows, and in part will become apparent to those skilled in the art by reference to the following description of the invention and referenced draw ings or by practice of the invention. The aspects, advantages, Signals that appear on several figures and have the same mnemonic are directly or indirectly coupled together. A signal named with a mnemonic and a second signal named with the same mnemonic followed by an asterisk are related by logic inversion. Circuit 30 is a circuit for performing an electrical function of IC 10. In various embodiments circuit 30 is an analog circuit, a digital circuit, or a combination of analog and digital circuitry. Although the present invention is effec tively applied where circuit 30 includes dynamic memory (DRAM), a static memory (SRAM), or a video memory (VRAM) having a serial port, the present invention can be beneficially and equivalently applied by a person of ordinary skill to integrated circuits in general, whether or not the integrated circuit is powered from a single power supply potential. The conventional dynamic memory includes an array of storage cells. In a memory of the present invention, access ing the array for read, write, or refresh operations is accom plished with circuitry powered by voltages having magni tudes different from the voltage magnitude of signal Vc.
These additional voltages are developed from a voltage reference circuit to be described.
Power to be applied to circuit 30 is conventionally regu lated to permit use of integrated circuit 10 in systems providing power that is insufficiently regulated otherwise for proper operation of circuit 30. Low voltage regulator 14 includes a voltage reference and regulator circuit having sufficient regulated output to supply signal Vcc part of power signals 50.
FIG. 2 is a graph of a piecewise linear relationship between Vcox and Vco. As shown, Vcc is a monotonic function of V, wherein portions of the function can be approximated by linear segments having nonzero slope. The relationship between Vox and Vcc along one of these segments is characterized by a nonzero constant. When restricted to a range of values for V, for example, the bounded range from Vao to V, V is in proportional relation to V, wherein the mathematical relation is dominated by a nonzero constant of proportionality, i.e. the slope of the segment from Po to P.
In a first segment from P to P2, V approximates Vcc for efficient low voltage operations. The voltage of V is proportional to the voltage of the power signal Vox when the voltage of the power signal does not exceed a threshold voltage, V. In an embodiment of integrated circuit 10 that includes dynamic random access memory, operation in the first segment provides data retention at low power consumption. The slope of the first segment in such an embodiment is set to about unity, so that voltage V of Vcc is approximately equal to voltage V32 of Vcc and Voltage V is equal to voltage V.
In a second segment from Po to P, used for normal operations of the integrated circuit, V rises gradually with Vcc so that test results at the edges of the segment can be guaranteed with a margin for measurement tolerance, process variation, and derating. The voltage of Vcc is proportional to the voltage of the power signal Vcc when the voltage of the power signal exceeds a threshold voltage, Vao, which is greater than V. In an embodiment of 5,552,739 5 integrated circuit 10 that includes dynamic random access memory, operation in the second segment supports speed grading individual devices with a margin for properly stating memory performance specifications.
Conventional regulator circuitry is optimized to eliminate variation of Vcc over the range of voltages of Vcc from V4 to V, i.e. a zero slope for the second segment. In the present invention, a nonzero slope is employed so that tests can be conducted at conditions known to be outside the range of voltages for V to be specified.
As an example of the utility of a nonzero slope for the second segment, consider DRAM maximum access time specification testing. For a particular device, access time when Vc corresponds to Vo will be greater than access time when Vcc corresponds to V. By testing all devices at V corresponding to Vao, maximum access time can be guaranteed in the range V to V with a margin for test tolerance variation, operating temperature variation, and similar variables and derating factors.
In a third segment from Ps to P V follows below Vice at a predetermined constant offset. The offset is defined as the voltage difference between Vcc and V. As shown, the offset (V4s-V2) is equal to the offset (V-V). Operation in the third segment supports screen ing at elevated temperatures for identifying weak and defec tive memory devices.
Transitions between segments are smooth in embodi ments to be discussed below, due to nonlinear devices used in the power supply circuitry. Conventional power supply circuits used in integrated circuit on-chip regulators employ switching circuits, for example, for selecting a regulator reference voltage when increasing V from the second to the third segments. Use of a comparator and switch is avoided in the present invention to avoid a discontinuity or step in the relation between Vex and V. In a conventional relation between Vcc and Vcc that includes a step between adjacent segments, various factors make device screening and operation unreliable. For example, when a given V value is used in test or screen, the resulting value of V would lie within an unaccept ably wide range of values due to process, temperature, and measurement tolerance variations. Performance under such conditions could not be favorable guaranteed. In a conven tional relation wherein a segment is used as the operating range and an adjacent segment is used for burn-in screening, some devices could endure the screen without being oper ated in the third segment simply because the externally applied value for Vcc and particular device characteristics at the extremes of allowable ranges combine adversely. In a system that employs such a conventional IC, there is a possibility that the useful life of the IC would be shortened because the system may operate the IC in the third segment, unintentionally. System reliability in such a case would be markedly less than anticipated. These difficulties with con ventional circuits are avoided in the present invention in part by the use of nonlinear devices. As the voltage of V is increased between V44 and V48, the forward resistance of diodes D2, D3, and D4 gradually decreases as shown between points P11 and P12 on FIG. 4 . The resulting voltage offset between V and Vc smoothly decreases to a minimum corresponding to the forward voltage drop of diodes D2, D3, and D4. The smooth turn on of diodes D2, D3, and D4 assures no step or discontinuity between the second segment, P30 to P34, and the third segment, P38 to P42. Limiter 114, by operation of nonlinear devices, diodes D2, D3, and D4, provides means for controlling power to circuit 30. In an alternate power supply circuit wherein V sup plies power to a substrate charge pump and the resulting substrate bias voltage is used in the voltage reference circuit, the power supply circuit may fail to properly start due to the possibility of a stable circuit state other than the desired full power state. This auxiliary stable state is characterized by insufficient substrate bias potential. This auxiliary state is avoided in the present invention by selecting P-channel transistors for the functions described for diodes D1 through D4 in FIG. 3 , P-channel transistors are formed in one or more wells coupled for bias to V. By using P-channel devices, stable operating characteristics result including a back bias characteristic that is independent of V.
Voltage source 210 includes, as a nonlinear device cor responding to diode D1 in FIG. 3 , the series combination of several transistors. Each transistor, Q10, Q12, and Q14 is designed for an overall characteristic curve similar to that having values in one embodiment of 105K, 68K, and 105K ohms respectively. Transistor Q38 buffers the amplifier output. Transistor Q36, when turned off by signal D, inter rupts current flow through the feedback circuit. Capacitor C10 and resistor R12 damp signal changes at the output of amplifier 212. In one embodiment, C10 has a capacitance of 100 fr and R12 has a resistance of 26.4K ohms.
Limiter 214 includes two P-channel transistors Q42 and Q44. The geometry of each transistor is designed to provide alow, reliable value for V, so that, in combination, the offset voltage drop through these transistors is about 2.5 volts and independent of Vcc process variation, and operating tem perature. In one embodiment, geometries (length/width) given in microns are: 360/0.64 and 450/0.64 respectively. In an equivalent dynamic memory, not shown, storage cells are arranged in a ring rather than in a row-column array as shown in FIG. 7 The foregoing description discusses preferred embodi ments of the present invention, which may be changed or modified without departing from the scope of the present invention.
For example, P-channel FETs may be replaced with N-channel FETs (and vice versa) in some applications with appropriate polarity changes in controlling signals as required. Moreover, the P-channel and N-channel FETs discussed above generally represent active devices which may be replaced with bipolar or other technology active devices.
Still further, those skilled in the art will understand that the nonlinear devices described above may be formed using a wide variety of semiconductor techniques including junc tions, formation of layers, doping, and the like. As an example, a nonlinear device in one embodiment is a diode, in another a FET connected as a diode, and in still another a junction of a bipolar transistor. The junction of the diode, FET, or bipolar transistor in one embodiment is formed by doping, in another embodiment is formed by deposition, and in another embodiment is grown.
These and other changes and modifications are intended to be included within the scope of the present invention.
While for the sake of clarity and ease of description, several specific embodiments of the invention have been described; the scope of the invention is intended to be measured by the claims as set forth below. The description is not intended to be exhaustive or to limit the invention to the form disclosed. Other embodiments of the invention will be apparent in light of the disclosure to one of ordinary skill in the art to which the invention applies.
The words and phrases used in the claims are intended to be broadly construed. An "integrated circuit" refers gener ally to integrated electrical apparatus formed on a substrate and includes but is not limited to a packaged integrated circuit, an unpackaged integrated circuit, a combination of packaged or unpackaged integrated circuits or both, flip chip technology, a microprocessor, a microcontroller, a digital signal processor, a memory, a register, a flip-flop, a charge coupled device, an amplifier, a modulator, a regulator, a display, combinations thereof, and equivalents.
A "signal' refers to mechanical and/or electromagnetic energy conveying information. When elements are coupled, a signal can be conveyed in any manner feasible in light of the nature of the coupling. For example, if several electrical conductors couple two elements, then the relevant signal comprises the energy on one, some, or all conductors at a given time or time period. When a physical property of a signal has a quantitative measure and the property is used by design to control or communicate information, then the signal is said to be characterized by having a "value." The amplitude may be instantaneous or an average. For a binary (digital) signal, the two characteristic values are called logic levels, "high' and "low."
When the absolute value of a signal value is greater than the absolute value of a threshold value, the signal is said to "exceed' the threshold value.
A nonlinear device includes for example a device having voltage dependent conductivity such as bulk semiconductor
